The RISC-V Reader: An Open Architecture Atlas
The RISC-V Reader is a concise introduction and reference for embedded systems programmers, students, and the curious to a modern, popular, open architecture. RISC-V spans from the cheapest 32-bit embedded microcontroller to the fastest 64-bit cloud computer. The text shows how RISC-V followed the good ideas of past architectures while avoiding their mistake.
Highlights include:
- Introduces the RISC-V instruction set in only 100 pages, including 75 figures
- An Instruction Translator Guide to help translate assembly language programs from ARM-32 and x86-32 instruction sets to RISC-V
- 2-page RISC-V Reference Card that summarizes all instructions
- 50-page Instruction Glossary that defines every instruction in detail
- 75 spotlights of good architecture design using margin icons
- 50 sidebars with interesting commentary and RISC-V history
- 25 quotes to pass along wisdom of noted scientists and engineers
Ten chapters introduce each component of the modular RISC-V instruction set--often contrasting code compiled from C to RISC-V versus the older ARM, Intel, and MIPS architectures--but readers can start programming after Chapter 2.
Praise for The RISC-V Reader:
- “This timely book concisely describes the simple, free and open RISC-V ISA that is experiencing rapid uptake in many different computing sectors.” Krste Asanovic, University of California, Berkeley, one of the four architects of RISC-V
- “I like RISC-V and this book as they are elegant—brief, to the point, and complete.” C. Gordon Bell, a computer architecture pioneer
- “ This handy little book effortlessly summarizes all the essential elements of the RISC-V Instruction Set Architecture, a perfect reference guide for students and practitioners alike.” Professor Randy Katz, University of California, Berkeley, one of the inventors of RAID storage systems
- “This clearly-written book offers a good introduction to RISC-V, augmented with insightful comments on its evolutionary history and comparisons with other familiar architectures.” John Mashey, one of the designers of the MIPS architecture
- “This book tells what RISC-V can do and why its designers chose to endow it with those abilities.” Ivan Sutherland, the father of computer graphics
- “RISC-V will change the world, and this book will help you become part of that change.” Professor Michael B. Taylor, University of Washington
- “This book will be an invaluable reference for anyone working with the RISC-V ISA.” Megan Wachs, PhD, SiFive Engineer
Why Read This Book
You will get a compact, no‑nonsense tour of the RISC‑V instruction set that teaches what matters for embedded and systems programming in about 100 pages. The book pairs a clear design rationale with practical artifacts — an instruction glossary, a 2‑page reference card, and a translator guide — so you can quickly read, write, and port assembly-level code and understand ISA tradeoffs.
Who Will Benefit
Embedded/firmware engineers, systems programmers, and advanced students who need a concise RISC‑V reference and quick translation guide for porting code, writing low‑level firmware, or learning ISA design.
Level: Intermediate — Prerequisites: Basic familiarity with computer architecture concepts and assembly language (ARM or x86 experience helpful); comfortable reading C-level code and low-level system descriptions.
Key Takeaways
- Understand the RISC‑V base ISA, extension model, and key design principles that affect performance and simplicity
- Read and write common RISC‑V assembly idioms and trace instruction semantics from the glossary
- Translate common ARM‑32 and x86‑32 assembly patterns to equivalent RISC‑V sequences using the translator guide
- Use the 2‑page reference card and instruction glossary as a quick, practical reference during development and debugging
- Recognize how ISA choices impact embedded firmware, compiler code generation, and porting efforts
- Apply RISC‑V knowledge to real work: firmware porting, small OS/RTOS tasks, and understanding embedded Linux on RISC‑V
Topics Covered
- Preface and RISC‑V history and motivation
- RISC‑V design principles and modular ISA overview
- The base integer ISA (RV32I/RV64I): registers and encodings
- Arithmetic and logical instructions
- Control‑flow, branches, and jumps
- Loads, stores, and addressing modes
- Privilege and environment (overview for systems programmers)
- Instruction Translator Guide (ARM‑32 and x86‑32 -> RISC‑V)
- Two‑page RISC‑V Reference Card
- Instruction Glossary (detailed per‑instruction entries)
- Worked examples and short assembly programs
- Appendices: encodings, abbreviations, further reading
Languages, Platforms & Tools
How It Compares
Much shorter and more focused than Patterson & Hennessy's Computer Organization and Design (RISC‑V Edition), and far more RISC‑V‑centric than ARM assembly manuals — think of this as a pocket ISA atlas versus a full textbook or architecture reference.
Related Books
