Sign in

username:

password:



Not a member?

Search lpc2000



Search tips

Subscribe to lpc2000



lpc2000 by Keywords

2106 | ADC | ARM7 | Atmel | Bootloader | CAN | CrossStudio | CrossWorks | DDS | ECos | Ethernet | ETM | FIFO | FLASH | FPGA | GCC | GDB | GNU | GNUARM | GPIO | I2C | IAP | IAR | JTAG | Kickstart | LCD | Linux | LPC | LPC-E2294 | LPC2000 | LPC2100 | LPC2104 | Lpc2106 | Lpc210x | LPC2114 | LPC2119 | LPC2124 | LPC2129 | Lpc2138 | LPC213x | LPC21xx | LPC2210 | LPC2212 | LPC2214 | LPC2292 | LPC2294 | LPC2xxx | LPC3128 | MCB2100 | Olimex | Philips | PWM | Rowley | RTC | RTOS | SPI | SSP | UART | UART0 | UART1 | ULINK | USB | Watchdog | Wiggler

Ads

Discussion Groups

Discussion Groups | LPC2000 | ETM on the LPC2114

Discussion group dedicated to the Philips LPC2000 family of ARM MCUs

ETM on the LPC2114 - Author Unknown - Apr 24 6:31:00 2004

I just read through the users manual for the LPC2114 and from what i
can deduce the ETM output can be individually disabled simply by not
tying a pull up resisitor to P1.20/TRACESYNC. I.e. you should be able
to use the ETM port pins as normal IO pins while debugging through
the JTAG interface. Did i understand this correctly or have i jumped
to conclusions ?

/Pontus





(You need to be a member of lpc2000 -- send a blank email to lpc2000-subscribe@yahoogroups.com )


Re: ETM on the LPC2114 - lpc2100_fan - Apr 24 8:18:00 2004

Pontus,

on the LPC2114 and all 64-pin LPC2000 devices that I know, you can
pick either JTAG or ETM+JTAG so you got it right. On the LPC210x
(48-pin devices) this is a little more tricky. Enabling debug does
enable JTAG + ETM, that's why there were many questions about the
secondary JTAG on the LPC210x. There is no such thing as a secondary
JTAG (documented?) on the LPC2114.

Cheers, Bob

--- In , pontus.oldberg@i... wrote:
> I just read through the users manual for the LPC2114 and from what i
> can deduce the ETM output can be individually disabled simply by not
> tying a pull up resisitor to P1.20/TRACESYNC. I.e. you should be able
> to use the ETM port pins as normal IO pins while debugging through
> the JTAG interface. Did i understand this correctly or have i jumped
> to conclusions ?
>
> /Pontus





(You need to be a member of lpc2000 -- send a blank email to lpc2000-subscribe@yahoogroups.com )

RE: Re: ETM on the LPC2114 - Invector Embedded Technologies - Apr 24 12:12:00 2004

Excellent,
 
Thanks for the answer.
 
/Pontus
-----Original Message-----
From: lpc2100_fan [mailto:l...@yahoo.com]
Sent: den 24 april 2004 15:19
To: l...@yahoogroups.com
Subject: [lpc2000] Re: ETM on the LPC2114

Pontus,

on the LPC2114 and all 64-pin LPC2000 devices that I know, you can
pick either JTAG or ETM+JTAG so you got it right. On the LPC210x
(48-pin devices) this is a little more tricky. Enabling  debug does
enable JTAG + ETM, that's why there were many questions about the
secondary JTAG on the LPC210x. There is no such thing as a secondary
JTAG (documented?) on the LPC2114.

Cheers, Bob

--- In l...@yahoogroups.com, pontus.oldberg@i... wrote:
> I just read through the users manual for the LPC2114 and from what i
> can deduce the ETM output can be individually disabled simply by not
> tying a pull up resisitor to P1.20/TRACESYNC. I.e. you should be able
> to use the ETM port pins as normal IO pins while debugging through
> the JTAG interface. Did i understand this correctly or have i jumped
> to conclusions ?
>
> /Pontus





(You need to be a member of lpc2000 -- send a blank email to lpc2000-subscribe@yahoogroups.com )

Re: ETM on the LPC2114 - the ARM Patch - Apr 25 10:32:00 2004

If P1.20/TRACESYNC is LOW coming out of RESET, the
ETM will be ENABLED. Leaving P1.20/TRACESYNC OPEN or
or having a PULL-UP on it coming out of RESET will
DISABLE the ETM.

Regards
-Bill Knight
the ARM Patch
On Sat, 24 Apr 2004 11:31:09 -0000, wrote:

I just read through the users manual for the LPC2114 and from what i
can deduce the ETM output can be individually disabled simply by not
tying a pull up resisitor to P1.20/TRACESYNC. I.e. you should be able
to use the ETM port pins as normal IO pins while debugging through
the JTAG interface. Did i understand this correctly or have i jumped
to conclusions ?

/Pontus Yahoo! Groups Links




(You need to be a member of lpc2000 -- send a blank email to lpc2000-subscribe@yahoogroups.com )