Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Sponsor

controlSUITE™ software
Comprehensive.
Intuitive.
Optimized.

Real-world software for real-time control. Details Here!

Ads

Discussion Groups

See Also

DSPFPGAElectronics

Discussion Groups | FPGA-CPU | Re: Max CPU speed

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

Re: Max CPU speed - thilo - Apr 2 3:51:17 2008

Unless all the processing actually happens inside of a cache (I've seen
intensive multiply loops in 1kb),
this would (under certain instances like the above) make perfect sense!
thilo
Eric Smith wrote:
>
> Tommy wrote:
> > Hit rate is relevant to the actual performance, but
> > not to the clock frequency of the CPU.
>
> Which is why I assumed that he meant instruction execution
> rate, not raw clock speed.
>
> Certainly one can run a CPU core at 3 GHz with only
> 8MB/s of memory bandwidth, but it's not going to be very
> practical for any normal workloads.
> Eric
>
>
------------------------------------

To post a message, send it to: f...@yahoogroups.com
To unsubscribe, send a blank message to: f...@yahoogroups.com



(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )