Sign in
Search fpga-cpu
Subscribe to fpga-cpu
fpga-cpu by Keywords
Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A
Ads
Discussion Groups
Discussion Groups | FPGA-CPU | Re: Case statement accelerations
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Re: Case statement accelerations - Eric Smith - Jan 18 19:14:32 2008
Rob wrote:
> Just came across this (compiled code for processing switch statements)
> // compare case value 1
> // jump if eq
> // compare case value 2
> // jump if eq
Yes, in fact many compilers will generate jump tables if the case values
are in a consecutive or mostly-consecutive range. Some compilers have
options or pragmas to allow control of that feature.
To post a message, send it to: f...@yahoogroups.com
To unsubscribe, send a blank message to: f...@yahoogroups.com
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )
> Just came across this (compiled code for processing switch statements)
> // compare case value 1
> // jump if eq
> // compare case value 2
> // jump if eq
Yes, in fact many compilers will generate jump tables if the case values
are in a consecutive or mostly-consecutive range. Some compilers have
options or pragmas to allow control of that feature.
To post a message, send it to: f...@yahoogroups.com
To unsubscribe, send a blank message to: f...@yahoogroups.com
(You need to be a member of fpga-cpu -- send a blank email to fpga-cpu-subscribe@yahoogroups.com )