Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



Ads

fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

FPGA-CPU

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

  

Post a new Thread

Case statement accelerations   [2 Articles]

Rob Finch - Jan 18 2008
Just came across this (compiled code for processing switch statements) // compare case value 1 // jump if eq // compare case value 2 // jump if eq // compare case value 3 /... Case statement accelerations

Re: Case statement accelerations

Eric Smith - Jan 18 2008
Rob wrote: > Just came across this (compiled code for processing switch statements) > // compare case value 1 > // jump if eq > // compare case value 2 > // jump if eq ... Re:  Case statement accelerations

USB/NIOS-II

John Day - Dec 23 2007
Has anybody used the Opencores USB1.1 core on a NIOS-II? I would be interested in contcting anyone who has. John To post a message, send it to: f...@yahoogroups.com To uns... USB/NIOS-II

Frame Grabber using FPGA thru webcam   [37 Articles]

syyang85 - Dec 23 2007
Hello, I'm a student doing a project on implementing optical flow algorithm into FPGA. Basically, i would like to mount a camera ( preferably webcam coz its cheap) onto a FPG... Frame Grabber using FPGA thru webcam

Strange syntax   [13 Articles]

rtstofer - Dec 20 2007
In a project I didn't create there are expressions of the form: if (atmp+btmp)(8) = '1' then sr_c_ctrl ... Strange syntax

Inferred Priority Encoder In VHDL   [11 Articles]

rtstofer - Nov 28 2007
Consider something like: result ... Inferred Priority Encoder In VHDL

Re: Inferred Priority Encoder In VHDL   [3 Articles]

Charles Steinkuehler - Nov 28 2007
-----BEGIN PGP SIGNED MESSAGE----- Hash: SHA1 rtstofer wrote: > The Verilog might look like: > > assign result = (sig1 ? a : 1'b0) | > (sig2 ? b : 1'b0) | > (sig3 ... Re:  Inferred Priority Encoder In VHDL

use C++ int__64 type variables in NIOS IDE   [2 Articles]

paria354 - Nov 6 2007
does anyone know how to use C++ int__64 type variables when we want to implement it on NIOS IDE? coz IDE doesn't support upper than 32 bit integers.how can we use them in a bi... use C++ int__64 type variables in NIOS IDE

DCM multiplier / divider constant calculator tool

Rob Finch - Nov 3 2007
Really simple http://www.birdcomputer.ca/Software/DCMCalc.exe I got tired of guessing To post a message, send it to: f...@yahoogroups.com To unsubscribe, send a blank mes... DCM multiplier / divider constant calculator tool

Hirose FX2 Backplane ?   [6 Articles]

Rob Finch - Oct 20 2007
Is there a Hirose FX2 100 pin backplane or cabling available ? I'd like to connect some Nexys boards together. Robert To post a message, send it to: f...@yahoogroups.com ... Hirose FX2 Backplane ?
previous | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | next