FPGA-CPU
This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).
Post a new Thread
jaeyoung_hur - Dec 28 2004
hi all
I want to preset the interconnection between microblazes (MB)
For example of MESH interconnection, Consider 4 MBs.
MB1 - MB2 - MB4,
MB1 -... 
jaeyoung_hur - Dec 28 2004
hi all
I want to preset the interconnection between microblazes (MB)
For example of MESH interconnection, Consider 4 MBs.
MB1 - MB2 - MB4,
MB1 - ... 
Jan Gray - Dec 28 2004
All, please read http://www.fpgacpu.org/log/sep02.html#IP-redux. Agree?
Disagree? Discuss :-)
Jan.
... 
umairsiddiqui0800 - Dec 26 2004
while trying to make a 16-bit CPU core, I'm facing a dead-on arrival
situation!
CPU is required to drive mini-UART (by Mr. Ovidiu Lupas, OpenCores.
org) on... 
umairsiddiqui0800 - Dec 26 2004
How to implement code banking, in soft processors on fpga...for
example picoblaze or 8051 cores
... 
Rob Finch - Dec 24 2004
What kind of memory management features do the NIOS / Microblaze
offer ? What would be appropriate for SoC systems ?
I've been working on a simple segmented ... 
Mats Brorsson - Dec 18 2004
We are in the process of selecting an FPGA board for a series of
laborations in courses ranging from computer engineering, embedded
software development to ... 
sandeep94404 - Dec 17 2004
http://www.niktech.com
Hardware Features
· Data Path Width 32 bits
· Most instructions are 16 bit. PC Relative jump instructions
are 32 bit.
... 
previous |
13 |
14 |
15 |
16 |
17 |
18 |
19 |
20 |
21 |
22 |
23 |
24 |
25 |
26 |
27 |
28 |
29 |
30 |
31 |
32 |
next