Sign in

username:

password:



Not a member?

Search fpga-cpu



Search tips

Subscribe to fpga-cpu



fpga-cpu by Keywords

Altera | CISCifying | IDE | ISA | Java | JHDL | JTAG | LBU | MicroBlaze | PAR | PCI | RISC | SoC | Spartan | Transputers | Verilog | VHDL | Virtex | VLIW | WebPack | Xilinx | Xsoc | YARD-1A

Discussion Groups

FPGA-CPU

This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project (see http://www.fpgacpu.org/xsoc).

  

Post a new Thread

help req: poster session of my cpu

Umair siddiqui - Sep 13 2005
poster session is just another requirement of university. since fpga related work was not completed, i have to mainly present the simulation results. ofcourse i'll pasting... help req: poster session of my cpu

help: a synchronizer issue...   [4 Articles]

Umair siddiqui - Sep 4 2005
Please I need your urgent support, related to ACK_I input of Wishbone bus... I ve designed a CPU in vhdl (i am trying to release it with name HPC-16 on OC) supportin... help: a synchronizer issue...

server programming

Ashok - Aug 30 2005
I am designing a Server, which receives request on three different port numbers. I have designed an Embedded System using Xilinx EDK(6.3) tools. I am using Virtex2Pro P20 ... server programming

regarding fpga kit   [2 Articles]

vlsi_siva447 - Aug 19 2005
hi this sankar i am working presently in fpga implementation of adaptive beamforming in smart antennas in the field of wireless communication.pls suggest to me which fpga ... regarding fpga kit

Re: RAM loading via JTAG   [7 Articles]

Piotr Zbysinski - EP\\H\\ - Aug 18 2005
----- Original Message ----- From: Richard Duits To: lpc2000@lpc2... Sent: Thursday, August 18, 2005 1:15 AM Subject: Re: [lpc2000] RAM loading via JTAG Wh... Re:  RAM loading via JTAG

Question to ChipScope Pro users

Jae Young Hur - Aug 17 2005
Hi I need some comment from ChipScope Pro users, as I am new to ChipScope Pro VIO. I am using Xilinx ISE 6.3. Timing simulation after PAR (post place and route) simulation ... Question to ChipScope Pro users

Conectivity - Register, OPB,dip switch   [2 Articles]

ramt...@... - Aug 3 2005
Hi I am looking for some help with the microblaze processor. I need to connect the registers on the microblaze processor to recieve input from the switches on the the boar... Conectivity - Register, OPB,dip switch

FPGA soft processors at Hot Chips   [3 Articles]

Jan Gray - Aug 1 2005
I used to take vacation time to attend Hot Chips [hotchips.org] to learn microprocessor design insights from the greats. Now I see our own FPGA soft processor community ... FPGA soft processors at Hot Chips

about fpga-cpu (recurring message)

Jan Gray - Aug 1 2005
I wish to remind our members that messages to this list should be (at least tangentially) on the subject of COMPUTER DESIGN and COMPUTER ARCHITECTURE using FPGAs. (The mor... about fpga-cpu (recurring message)
previous | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | next