Sign in

username:

password:



Not a member?

Search AT91SAM



Search tips

Subscribe to AT91SAM



Discussion Groups

AT91SAM ARM

For users of the Atmel AT91SAM7 and AT91SAM9 ARM CPU chips. Atmel has taken a new direction by combining on chip flash and ram with the ARM CPU on a single die. This provides low cost devices for small systems using the ARM CPU. This group is to exchange information to help users get started and learn how to use the devices.

  

Post a new Thread

kernel not starting .............

rohith S - May 5 2008
hi i am rohith here i am doing porting linux arm related project have followed the following steps and then i transfer the kernel on to the evalution kit and also i load the... kernel not starting .............

Link problems with inline functions   [3 Articles]

nickcta - May 3 2008
I have just started to use ARM ( AT91SAM7S64/256 ) and successfully build and loaded some simple examples (leds,interrupts...). I want now to recompile the USB-CDC example on my ... Link problems with inline functions

AT91SAM7X low-power flash programming

Nick Howes - May 3 2008
I want to minimize power usage while programming the flash. Is there an optimum clock speed? Should I just switch to SCLK? Can I idle the CPU for the expected page erase/p... AT91SAM7X low-power flash programming

AT91SAM7 NRST PIN - external reset problem   [3 Articles]

rolprof - May 2 2008
Hi, is it possible to disable external reset on NRST? When I try this *AT91C_RSTC_RCR = AT91C_RSTC_RCR_KEY | AT91C_RSTC_PROCRST /* (RSTC) Processor Reset */ ... AT91SAM7 NRST PIN - external reset problem

NAND BOOT at91SAM9263revB   [4 Articles]

chandra_ele2003 - May 2 2008
hi all, I have at91SAM9263 with rev B CPU. at91SAM9263 with rev A CPU has no NAND BOOT support.In data sheet atmel people had told that at91SAM9263 with rev B has NAND boot supp... NAND BOOT at91SAM9263revB

Help needed in AT91SAM9263 CPU Rev.A SPI/PDC issue

alipowsky - May 2 2008
We have a SPI coupled ADC and DAC on SPI0 Bus of the cpu. We read start a PDC transfer every 50 us to write the DAC and read the ADC values. We now encounter problems with rea... Help needed in AT91SAM9263 CPU Rev.A SPI/PDC issue

FreeRTOSv5 sending from interrupts

axl_dudu - Apr 24 2008
The version 5 of the FreeRTOS comes with a new version for the xQueueSendFromISR() function (http://www.freertos.org/a00119.html). This new version will yeild the execution of ... FreeRTOSv5 sending from interrupts

AT91SAM7X security bit   [11 Articles]

Nick Howes - Apr 24 2008
I need to ensure the security bit is set, so I have a check in my startup code. However, when it executes I get a watchdog timeout - it seems to work because subsequently it... AT91SAM7X security bit

timer interrupt aborts...   [8 Articles]

v333k - Apr 23 2008
Hi everyone, I am trying to get the timer counter interrupt code to work with SAM7SE512 MCU I am working with. Here is what happens: When I run the code, I initialize everyth... timer interrupt aborts...

Strange dataflash behavior   [10 Articles]

"ICLI, Bekir (EXT)" - Apr 23 2008
Hi all, I am trying to test my dataflash program where I write/read a couple of bytes to/from dataflash. But oddly enough, when I boot my code from dataflash, I can't even rea... Strange dataflash behavior
previous | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | next