Sign in

username:

password:



Not a member?

Search AT91SAM



Search tips

Subscribe to AT91SAM



Ads

Discussion Groups

AT91SAM ARM

For users of the Atmel AT91SAM7 and AT91SAM9 ARM CPU chips. Atmel has taken a new direction by combining on chip flash and ram with the ARM CPU on a single die. This provides low cost devices for small systems using the ARM CPU. This group is to exchange information to help users get started and learn how to use the devices.

  

Post a new Thread

Re: how to set the address for program entry

42Bastian - Mar 26 2008
l...@yahoo.ca schrieb: > Hi, everybody > I am trying to migrate from IAR EWARM 4.11 to 5.11. > Working on a AT91SAM7S256, how could I link the Cstartup code to the beginning ... Re:  how to set the address for program entry

Re: AW: AW: TCM vs. internal SRAM   [2 Articles]

42Bastian - Mar 19 2008
ICLI, Bekir (EXT) schrieb: > Thanks for the answers Bastian. > > I hope there is someone who can explain this to me. > No matter when I read the TCM status from c0 (after ... Re: AW: AW:  TCM vs. internal SRAM

Re: AW: TCM vs. internal SRAM   [2 Articles]

42Bastian - Mar 18 2008
Hi Bekir > #define ITCM_BASE 0x100000 /* In memory map, I-TCM is located at the second MB, but I have a feeling like what I am doing here might not be correct */ ... Re: AW:  TCM vs. internal SRAM

TCM vs. internal SRAM   [3 Articles]

"ICLI, Bekir (EXT)" - Mar 18 2008
Hi all, I was curious if I could increase my performance using TCMs. Currently, I am loading my interrupt handler code to internal fast SRAM. Would it make sense if use part o... TCM vs. internal SRAM

64 bit instruction support

"ICLI, Bekir (EXT)" - Mar 17 2008
Hi all, I have just seen a text in the book "Arm System Developer's Guide" that says (page 106): "ARMv5 adds instruction support for 64-bit load and stores. This is available i... 64 bit instruction support

AT91SAM9261 cache   [8 Articles]

hnwagner66 - Mar 14 2008
I have a 9261 design with 2MB of parallel NOR flash (70nS) as boot and application ROM and using about 130K of internal RAM. I am using an RTOS but currently have the MMU and ... AT91SAM9261 cache

Fw: initial ram disk creaion

rohith S - Mar 14 2008
----- Forwarded Message ---- From: rohith S To: a...@yahoogroups.com Sent: Thursday, March 13, 2008 3:09:46 AM Subject: initial ram disk creaion hi i am doing proje... Fw: initial ram disk creaion

Re: PIT   [2 Articles]

capiman26061973 - Mar 13 2008
Hello, > While trying to figure out the interrupts > I encountered the following problem. > for (;;) { > if((pitGetPIIR() & 0x000FFFFF) == 0){} > uart0_putc('A'); > ... Re: PIT

24 bit spi?   [2 Articles]

gamerz267 - Mar 13 2008
hi, im not really experienced in using a microcontroller and would like to know how to used this microcontroller to send 24 bit at a time through spi. I have set csaat=1 so i... 24 bit spi?

Re: PIT

ffredrik - Mar 13 2008
One reason could be that the {} after the if statement. This is actually a dummy statement, executed conditionally after the if. The uart call is always executed. Fredrik ... Re:  PIT
previous | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | next